Abstract: Gate sizing is a critical step in achieving the target power, performance, and area (PPA) in chip design. In recent years, machine learning (ML) methods have recently emerged as a new ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results